Author Login IJIRT Partner Network (IPN) Login

DESIGN OF ULTRA LOW VOLTAGE GDI BASED 10T,12T, 14T FULL ADDERS IN TSMC GPDK OF 45NM TECHNOLOGY

  • Unique Paper ID: 150336
  • Volume: 7
  • Issue: 5
  • PageNo: 40-45
  • Abstract:
  • Addition is a vital arithmetic operation and act as a building block for synthesizing all other operation. A high-performance adder is one of the key components in the design of the application specific integrated circuits. In this approach, three low power GDI full adders designed in TSMC GPDK of 45 nm technology on Micro wind EDA tools. And analysed the power, area and Sped of the design.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 7
  • Issue: 5
  • PageNo: 40-45

DESIGN OF ULTRA LOW VOLTAGE GDI BASED 10T,12T, 14T FULL ADDERS IN TSMC GPDK OF 45NM TECHNOLOGY

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry