DESIGN OF ULTRA LOW VOLTAGE GDI BASED 10T,12T, 14T FULL ADDERS IN TSMC GPDK OF 45NM TECHNOLOGY
Author(s):
Anand Gopi sai Swaroop Pakanati, Elisha Babu ch
Keywords:
Abstract
Addition is a vital arithmetic operation and act as a building block for synthesizing all other operation. A high-performance adder is one of the key components in the design of the application specific integrated circuits. In this approach, three low power GDI full adders designed in TSMC GPDK of 45 nm technology on Micro wind EDA tools. And analysed the power, area and Sped of the design.
Article Details
Unique Paper ID: 150336

Publication Volume & Issue: Volume 7, Issue 5

Page(s): 40 - 45
Article Preview & Download


Share This Article

Conference Alert

NCSST-2021

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2021

SWEC- Management

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2021

Latest Publication

Go To Issue



Call For Paper

Volume 9 Issue 10

Last Date for paper submitting for March Issue is 25 March 2023

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews

Contact Details

Telephone:6351679790
Email: editor@ijirt.org
Website: ijirt.org

Policies

Important Links

Browse Rsearch papers