Author Login IJIRT Partner Network (IPN) Login

POWER REDUCTION IN SRAM CELLS USING GATED VDD METHODOLOGY

  • Unique Paper ID: 151425
  • Volume: 7
  • Issue: 12
  • PageNo: 670-673
  • Abstract:
  • The most significant component of portable battery-operated digital devices is memories. Since standard SRAM cells consume a lot of capacity, lowering memory power dissipation helps the device work better. In this new age of fast mobile computing, traditional SRAM cell designs are power hungry and underperforming. A static RAM with a low power consumption. The Gated VDD technique is used to investigate cell architecture. The SRAM cell's power consumption has been reduced using gated VDD and MTCMOS architecture techniques. In terms of power consumption and write delay, the results show that the MTCMOS-based SRAM cell is the best performer. Simulations are run on the Cadence Virtuoso tool, which uses 180nm technology.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 7
  • Issue: 12
  • PageNo: 670-673

POWER REDUCTION IN SRAM CELLS USING GATED VDD METHODOLOGY

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry