Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{154181,
        author = {J. Swathi and K. Muthusamy and Athira Rajagopal},
        title = {AREA EFFICIENT RIPPLE CARRY ADDER USING 22nm STRAINED SILICON CMOS TECHNOLOGY},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {8},
        number = {10},
        pages = {271-275},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=154181},
        abstract = {In this research proposal, the existing ripple carry adder (RCA) is analysed to find the possibilities for area minimization. Based on the analysis, the full adder is further modified with OAI circuit and AOI circuit and the corresponding design of RCA are proposed for the BTA. The RCA is designed for m bits (m=8,16,32 bits) has reduced in transistors count than the existing RCA. Using this RCA design, the multi-operand adder (n=8) BTA structure is proposed. The RCA and Binary tree structure is synthesised at 22nm CMOS technology. Result reveals that the proposed RCA and BTA-MOA provides the efficient results in area minimization compared to previous structure, suitable for multipliers and other applications. Therefore, this modified ripple carry adder based binary tree adder can be a better choice to develop the efficient digital systems for signal and image processing applications.},
        keywords = {Ripple Carry Adder, AOI Gates, OAI Gates, Binary tree adder},
        month = {},
        }