Author Login IJIRT Partner Network (IPN) Login

design of approximate multiplier using 5:2 compressor

  • Unique Paper ID: 154363
  • Volume: 8
  • Issue: 11
  • PageNo: 447-452
  • Abstract:
  • High-speed multimedia applications have ushered in a new era of approximation-based errortolerant circuits. These programmes provide great performance at the expense of precision. In addition, such approaches minimize system complexity, latency, and power consumption. When compared to conventional method, this is a significant improvement. This study looks at and suggests the design and analysis of two approximation compressors that are smaller, have less delay, and use less power while maintaining the same accuracy. The proposd designs have been carefully evaluated and projected on several scales, including area and time. When compared to a compressor-based approximation multiplier with a ratio of 4: 2, the suggested approximate 5: 2 compressor reduced area and delay16*16 Dadda multipliers are used with the given compressors. These multipliers are on par with state-of-the-art approximation multipliers in terms of accuracy. The research is being expanded to evaluate use of the suggested architecture in error-tolerant applications such as image smoothing and image multiplication.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 8
  • Issue: 11
  • PageNo: 447-452

design of approximate multiplier using 5:2 compressor

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry