Design of High Efficient Video Encoder H.265
Akash.H.Deepak , Vijayaprakash A.M
H.265 Encoder, Verilog, FPGA, Xilinx,Genus
In this project, we have designed an efficient Motion Estimation (ME) processor or engine for High Efficiency Video Coding (HEVC) systems is presented, along with its algorithm and VLSI architecture.The Exhaustive Search Algorithm that is implemented in this project, in particular, dramatically reduces the number of search possibilities while customizing the search space to the characteristics of the video.According to the experimental findings, this algorithm reduces computational complexity by 54% compared to traditional methods with just a slight performance hit of 2.01%. Additionally, this article presents the suggested ME engine's VLSI design and circuit implementation. Illustrated are the system level and gate level optimizations for increasing efficiency and lowering complexity.
Article Details
Unique Paper ID: 156811

Publication Volume & Issue: Volume 9, Issue 5

Page(s): 65 - 72
Article Preview & Download

Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on

Social Media

Google Verified Reviews