Author Login IJIRT Partner Network (IPN) Login

REVIEW OF 2X2 VEDIC MULTIPLIER USING VARIOUS FULL ADDERS

  • Unique Paper ID: 160119
  • Volume: 9
  • Issue: 12
  • PageNo: 1200-1203
  • Abstract:
  • The complexity of the chip is increasing as the advances in VLSI technology leads to accumulation of more and more devices on the single chip. Due to this high density of the chip, the power dissipation of the chip also gets increases demanding in the low power CMOS VLSI designs. Multiplication is one of the basic arithmetic operations in digital computer system and digital signal processor. In a typical scientific program 8.72% of all instructions are multiplies.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 9
  • Issue: 12
  • PageNo: 1200-1203

REVIEW OF 2X2 VEDIC MULTIPLIER USING VARIOUS FULL ADDERS

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry