REVIEW OF 2X2 VEDIC MULTIPLIER USING VARIOUS FULL ADDERS
Author(s):
Dr.V.Bindhu, V.Indhu
Keywords:
Nikhilam Navatascaramam Dasatah, Vedic Sutra, Adders, VLSI Design, DSP.
Abstract
The complexity of the chip is increasing as the advances in VLSI technology leads to accumulation of more and more devices on the single chip. Due to this high density of the chip, the power dissipation of the chip also gets increases demanding in the low power CMOS VLSI designs. Multiplication is one of the basic arithmetic operations in digital computer system and digital signal processor. In a typical scientific program 8.72% of all instructions are multiplies.
Article Details
Unique Paper ID: 160119

Publication Volume & Issue: Volume 9, Issue 12

Page(s): 1200 - 1203
Article Preview & Download


Share This Article

Conference Alert

NCSST-2023

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2023

SWEC- Management

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2023

Go To Issue



Call For Paper

Volume 10 Issue 1

Last Date for paper submitting for March Issue is 25 June 2023

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews