Improved Elliptical Cryptography in FPGA Processor
Author(s):
Dr.K.Kalpana, Dr.B.Paulchamy, Dr C.Natarajan, J.B.Jebish Kumar
Keywords:
Cryptography, C-Pack Compression, Data Compression, FPGA, Frequent Pattern Compression
Abstract
Moore's law, which asserts that the amount of microprocessor technology (measured in terms of the number of transistors) doubles about every two years, explains the fast advancement of this technology in today's world. Memory that is attached to the technology has to be able to store a significant quantity of data as it continues to advance. If the memory is located off-chip from the CPU, the speed at which data can be accessed or stored is slower, and the latency is higher. If the memory is located on the same chip as the CPU, the speed is increased, making it quicker to retrieve the data and resulting in reduced latency. On-chip cache memory has to be constructed in such a manner that it can store a high quantity of data without increasing the amount of space it takes up on the chip. Compression and decompression of cache memory must be used for high-speed microprocessors in order to access vast amounts of data without reducing the performance of the microprocessor, without increasing its size, and without using more power. This paper proposes and designs a lossless method for high speed processors, focusing specifically on cache compression and decompression techniques in particular. A cache memory compression and decompression technique has been suggested and developed within the scope of this study. This method of compression enables parallel compression of several words while operating in dictionary mode. By using parallel compression, it is possible to cut the input word in half and then insert each half into the dictionary entry separately. In the beginning, the input word length was tested with 32 bits, and now that number has been expanded to 64 bits and tested again. When using dictionary mode, data may be accessed more quickly since it quickly finds matches with previously searched data. The suggested technique has been simplified down to a register transfer level design, which makes it possible to estimate performance, power consumption, and area. There is no decrease in compression ratio as a result of the performance. Comparisons are made between the compression ratio and that of other techniques currently in use. When compared with IBM's Memory Expansion Technology, the output results of the sim
Article Details
Unique Paper ID: 160738

Publication Volume & Issue: Volume 10, Issue 1

Page(s): 1101 - 1110
Article Preview & Download


Share This Article

Conference Alert

NCSST-2023

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2023

SWEC- Management

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2023

Go To Issue



Call For Paper

Volume 10 Issue 1

Last Date for paper submitting for March Issue is 25 June 2023

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews