Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{160836,
        author = {Parasa vinusha and Dr.E Sarva ramesarudu},
        title = {IMPLEMENTATION OF POLAR CODES USING VERILOG HDL FOR 5G APPLICATIONS},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {10},
        number = {1},
        pages = {1331-1335},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=160836},
        abstract = {This paper proposes Very Large Scale Integration (VLSI) architecture for the implementation of Polar decoder. Soft-in-soft out decoders, interleavers and deinterleavers is used in the decoder side which employs Maximum-a- Posteriori (MAP) algorithm. The number of iterations required to decode the information bits being transmitted is reduced by the use of MAP algorithm. For the encoder part, this project uses a system which contains two Recursive convolutional encoders along with pseudorandom interleaver in encoder side. Beyond-5G systems are expected to operate at Terabit/s data rates. Today’s most advanced polar code implementations currently deliver only around 5Gbps. Therefore, Turbo codes and LDPC codes that played key enablers in 3G and 4G systems are already unproven for many new 5G applications. Polar code is believed as prominent breakthrough in 5G. It guarantees apical performance for 5G scenarios and hence it is considered as a promising candidate for the 5G New Radio. This work accentuates on the suitability of polar codes for the 5G scenarios.},
        keywords = {Polar codes, MAP, VLSI},
        month = {},
        }