Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{143816,
        author = {Sachin V},
        title = {TO DESIGN HIGH SPEED AND LOW POWER ALU USING VEDIC MATHEMATICS},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {3},
        number = {2},
        pages = {95-98},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=143816},
        abstract = {Vedic Mathematics is the ancient system of mathematics which has a unique technique of calculation based on formula (sutras). It deals with various branches of mathematics like arithmetic, algebra, geometry etc. The speed of arithmetic calculation is of extreme importance and depends greatly on the speed of multiplier. Urdhva Tiryagbhyam Vedic method for multiplication, strikes a difference of actual process of multiplication, by enabling parallel generation of intermediate product, eliminating unwanted multiplication steps with zeros and scaled to higher bit level. This formula (Sutras) is used to build high speed power efficient multiplier in coprocessor. This project is to design arithmetic module using the technique of ancient Indian Vedic Mathematics to improve the performance of coprocessor. This project is to design NxN arithmetic modules, where A & B are the two N bits inputs of these module and different sections of module are multiplier which is designed by using Vedic algorithm of multiplication named Urdhva Tiryagbhyam multiplier and with carry save adder, adder/ subtractor and MAC unit.},
        keywords = {DSP, Arithmetic Logical Unit, Adder, Multiplication, Vedic Urdhva Tiryagbhyam multiplication algorithm, Vedic Multiplier (VM)},
        month = {},
        }