Copyright © 2026 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{144909,
        author = {Zalak Soni and Arpit Patel and Deepak Kumar Panda and Amit Basu Sarbadhikari},
        title = {Vernier Ring Oscillator Delay line based TDC using FPGA},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {6},
        pages = {96-99},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=144909},
        abstract = {Power consumption, system stability and resolution of system are most important factors in time interval measurement. Time interval measurement is needed in many TOF (time of flight) applications e.g. TOF mass spectrometer and TOF particle detector. In this paper, vernier delay line with ring oscillators based TDC (Time to digital converter) is presented for time interval measurement between two pulses. To achieve low power this algorithm is implemented on Actel Flash based FPGA. This delay line mainly comprises of two oscillators with slight difference in their frequencies, phase detector and two counters. Manual placement of the critical elements needs to be done in order to improve resolution of the system. Circuit of oscillators phase detector, design flow and timing simulation (post-layout simulation) results of implemented delay line are discussed in this paper.},
        keywords = {Time to Digital Converter (TDC), Field Programmable Gate Array (FPGA), Vernier Ring oscillator based Delay line, Low Resolution, Time of Flight (TOF) applications, Time interval measurement},
        month = {},
        }