Copyright © 2026 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{146309,
        author = {Kishan Y. Rathod and Dr. Rajendrakumar D. Patel and Amit Chorasiya},
        title = {Acquisition and Tracking of IRNSS Receiver on MATLAB and Xilinx},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {12},
        pages = {100-104},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=146309},
        abstract = {The proposed research work aims to understand the IRNSS (Indian Regional Navigation Satellite System) as a hole and receiver in particular. The work focuses on implementing digital signal processing of Acquisition and Tracking blocks of the receiver on FPGA (Field Programmable Gate Array). Various techniques recently in use for Acquisition and Tracking was analysed from a performance point of view. The objective of the proposed research work is to contribute to the development of the commercialized IRNSS receiver, which must be cost effective with reasonably acceptable performance.  
The IRNSS receiver will be comprised of two major modules: 1) RF Front-End and 2) IF Signal Processing on FPGA. RF front-end should be comprised of two modules RF chain and ADC. RF chain is meant for receiving L5 (1176.45 MHz) and S (2492.028 MHz) band RF carrier signal from satellites and convert them into IF signal. ADC will convert Analog IF signal into Digital IF signal. The second module, IF signal processing on FPGA, is made up of various signal processing blocks such as Acquisition, Tracking, Sub Frame Identity, Ephemeris & Pseudo Range and User Position Calculation
},
        keywords = {Acquisition, IRNSS, MATLAB, Tracking & Xilinx},
        month = {},
        }