Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{146635,
        author = {VISHAL GANPAT DALVI  and deepak sharma },
        title = {Design of High Speed Clocked Comparators: A Survey},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {5},
        number = {1},
        pages = {420-423},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=146635},
        abstract = { Comparators are basic building elements for designing modern analog and mixed signal systems. Speed and resolution are two important factors which are required for high speed applications. This paper presents a design for an on chip high-speed dynamic latched comparator for high frequency signal digitization. The dynamic latched comparator consists of two cross coupled inverters comprising a total of 9 MOS transistors. The measured and simulation results show that the dynamic latched comparator design has higher speed, low power dissipation and occupying less active area compared to double tail latched and preamplifier based clocked comparators. A new fully dynamic latched comparator which shows lower offset voltage and higher load drivability than the conventional dynamic latched comparators has been designed. With two additional inverters inserted between the input-stage and output-stage of the conventional double-tail dynamic comparator, the gain preceding the regenerative latch stage was improved and the complementary version of the output-latch stage, which has bigger output drive current capability. Hence the paper lays down the foundation for a high speed comparator. },
        keywords = {High speed ADCs, Double-tail comparator, Dynamic clocked comparator,},
        month = {},
        }