Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{160766,
        author = {Dr. G. Bhoopal Rao and G. Soumya and M. Nagul Meer and K. Sai Kumar},
        title = {DESIGN AND IMPLEMENTATION OF I2C SINGLE MASTER ON FPGA USING VERILOG},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {10},
        number = {1},
        pages = {1222-1226},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=160766},
        abstract = {Design of the I2C single master, consists of a bidirectional data line, serial data line (SDA), and serial clock line. The protocol presented may accommodate several masters. The I2C serial bus, which has two wires and is bidirectional, enables rapid device-to-device communication without compromising data integrity. It is a quick and efficient method of sending data between devices. Other bus protocols require extra pins and signals to link devices, whereas it can operate a network of device chips using just two general-purpose I/O pins. It only requires two lines for communication with two or more chips. Model SIM is used to duplicate the entire Verilog-written module in a smaller number of I2C devices. The strength of the I2C protocol is in its innate ability to employ chip addressing, which makes it simple to add new components to the bus.},
        keywords = {I2C, Serial Communication, SDA, SCL, UART },
        month = {},
        }