Copyright © 2026 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{161302,
        author = {Agastiya.A and A.Deepalakshmi M.E},
        title = {DEVELOPMENT OF AREA-EFFICIENT USING ENCODER DECODER AND EDC FOR 5G LDPC CODES},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {10},
        number = {3},
        pages = {247-253},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=161302},
        abstract = {The fifth-generation (5G) new radio has used the low-density parity-check (LDPC) code as a highly promising error-correction code as the channel coding scheme. However, designing a high-performance decoder for 5G LDPC codes is extremely difficult since their intrinsic multiple degree-1 variable-nodes are prone to error. The problem is handled elegantly in this study by introducing a low-complexity check-node update algorithm, which considerably improves the dependability of check-to-variable messages. By implementing the proposed column degree modification approach, our decoder might outperform existing ones by 0.4dB. This research also provides an efficient 5G LDPC decoder design. Layer merging, split storage mechanism, and selective-shift structure are presented to benefit the special structure of 5G LDPC codes, allowing for a considerable decrease in decoding latency and area consumption. The results of implementation using 90-nm CMOS technology show that the suggested decoder architecture achieves an outstanding gain in throughput-to-area ratio, up to 173.3% when compared to traditional design.},
        keywords = {Low-density parity-check codes, 5G LDPC decoder, high-performance, VLSI implementation.},
        month = {},
        }