Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
@article{171268,
author = {Tanya and Ashwini Gowda H.B and Prateek Kumar and Utsav Anand and Mridul Sisodiya},
title = {Design and Implementation of 4-bit ALU using Reversible Logic Gates},
journal = {International Journal of Innovative Research in Technology},
year = {2024},
volume = {11},
number = {7},
pages = {3473-3478},
issn = {2349-6002},
url = {https://ijirt.org/article?manuscript=171268},
abstract = {Modern computing architectures are evolving toward systems where computational reversibility plays a fundamental role. A key innovation in this domain is the development of a novel arithmetic logic unit (ALU) that maintains complete bidirectional operation capabilities. This advanced ALU architecture employs sophisticated multiplexer configurations and precise control signaling to achieve reversible computation. As a critical component within the central processing unit, this reversible ALU design represents a significant step toward programmable quantum computing systems. The architecture leverages multiplexer-based operation selection, enabling flexible computational pathways while maintaining information preservation. Through implementation of programmable reversible logic gates, this design transcends traditional AND/OR gate limitations. The proposed 4-bit ALU configuration demonstrates enhanced efficiency by utilizing inverted data references, significantly reducing power consumption in logic circuits. The implementation, validated through comprehensive simulation using industry-standard tools including Verilog HDL, ModelSim Altera, and Quartus Prime, confirms the design's viability for next-generation computing applications. This innovative approach represents a crucial advancement in developing energy-efficient, quantum-compatible processing units.},
keywords = {Reversible logic gate, reversible ALU, Quantum Computing},
month = {December},
}
Cite This Article
Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.
Join NowNational Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024
Submit inquiry