Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{187951,
        author = {Preetham Gowda N M and Dr. Madhavi Mallam and Mr. Samrud H S and Ms. Rachana M and Ms. Keerthana R},
        title = {Implementation and Performance Analysis of MAC Architecture using Fastest Multiplier for DSP Application},
        journal = {International Journal of Innovative Research in Technology},
        year = {2025},
        volume = {12},
        number = {7},
        pages = {131-138},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=187951},
        abstract = {In this paper, an approach is made towards the design and implementation of the Multiplier and Accumulator (MAC) unit using various fastest multipliers which serves as a Digital Signal Processing (DSP) core with a capability of energy-optimized architecture and with superior accuracy. The central element in most systems of signal processing is the multiplier; it is the fundamental arithmetic element that significantly affects the performance as a whole. In this works we proposed an energy efficient design of one such multiplier named as new Rounding-Based Approximate (ROBA) multiplier for the MAC unit. The ROBA multiplier operates by rounding the input operands to the nearest power of two, allowing the multiplication execution to be based on the employment of relatively few adders and shifters. This technique greatly simplifies implementation complexity while elevating energy efficiency by a substantial amount. To identify its efficiency, we carried out a comparative simulation using several multipliers, i.e., Wallace, and Vedic multipliers. On careful investigation of the performance with respective to area, power dissipation, and gate complexity, the best-performing multiplier is chosen based on the simulation result, and a Multiply-Accumulate (MAC) unit is designed and incorporated using the Cadence software. Finally, the design and implementation of the MAC unit with the chosen multiplier were accomplished and finalized, with the chip layout using Cadence. The ROBA multiplier-based MAC unit shows 78% of power saving and 79% of area saving when compared to Vedic and Wallace based Architectures.},
        keywords = {MAC Unit, ROBA Multiplier, Vedic, Wallace Multiplier, RCA, Accumulator.},
        month = {November},
        }