REDUCTION OF POWER AND AREA USING APPROPRIATE MULTIPLIER  IN FPGA

SHEKAR REDDY; S.SAIDARAO

REDUCTION OF POWER AND AREA USING APPROPRIATE MULTIPLIER IN FPGA

Authors: SHEKAR REDDY, S.SAIDARAO

Unique Paper ID: 147313
Volume: 5
Issue: 7
PageNo: 30-34

Keywords: No Keywords Found

Abstract:
Inexact figuring can diminish the outline many-sided quality with an expansion in execution and power proficiency for blunder strong applications. This short manages another plan approach for estimate of multipliers. The fractional results of the multiplier are adjusted to present differing likelihood terms. Rationale unpredictability of estimation is shifted for the gathering of adjusted incomplete items in light of their likelihood .The proposed guess is used in two variations of16-bit multipliers. Amalgamation comes about uncover that two proposed multipliers accomplish control funds of 72% and 38%, individually, contrasted with a correct multiplier. They have better exactness when contrasted with existing surmised multipliers. Mean relative mistake figures are as low as7.6% and 0.02% for the proposed rough multipliers, which are superior to the past works. Execution of the proposed multipliers is assessed with a picture handling application, where one of the proposed models accomplishes the most noteworthy pinnacle flag to commotion proportion.

Download article

email to a friend

Cite This Article

ISSN: 2349-6002
Volume: 5
Issue: 7
PageNo: 30-34

REDUCTION OF POWER AND AREA USING APPROPRIATE MULTIPLIER IN FPGA

Available:https://ijirt.org/Article?manuscript=147313

29 Jul, 2019

EXPERIMENTAL INVESTIGATION ON VARIOUS GRADES OF SELF COMPACTION CONCRETE BY PARTIAL REPLACEMENT OF GLASS POWDER IN FINE AGGREGATES

29 Jul, 2019

EVALUATION OF J-INTEGRAL FOR CRACKS IN BEAM AND COLUMN JOINTS IN THE PUBLIC BUILDINGS.

29 Jul, 2019

A STUDY ON HEALTH MONITORING OF PRESTRESSED CONCRETE SLAB BRIDGE.

29 Jul, 2019

Design of Box Culvert for A Heavy Traffic Highway under the Presence of Moving Loads.

29 Jul, 2019

LOW POWER AND AREA EFFICIENT SYSTEM WITH ONE-CYCLE CORRECTION OF TIMING ERRORS IN PIPELINES WITH STANDARD CLOCKED ELEMENTS

29 Jul, 2019

DESIGN OF POWER AND ENERGY EFFICIENT APPROXIMATE MULTIPLIER IN XILINX

29 Jul, 2019

VLSI IMPLEMENTATION ON ADVANCE TRAFFIC LIGHT CONTROL SYSTEM

29 Jul, 2019

EXPERIMENTAL STUDY ON TRINARY BLENDED SELF COMPACTED CONCRETE

26 Jul, 2019

THERMAL ANALYSIS OF SHELL AND TUBE HEAT EXCHANGER WITH DIFFERENT MATERIALS

04 Dec, 2018

Single-Inductor Multiple-Output Buck

Impact Factor
8.01 (Year 2024)

UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now