Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{152439,
        author = {Abhishek Tyagi and Raveesh Chauhan and Utkarsh Verma and Farah Naz},
        title = {HDL IMPLEMENTATION OF 8-BIT SIGNED CALCULATOR ON SEVEN SEGMENT},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {8},
        number = {3},
        pages = {423-429},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=152439},
        abstract = {In whole, this design performs following arithmetic operations: 8-bit binary addition, subtraction, multiplication and division. All these operations are performed by combining different modules such as Adder, Subtractor, Multiplier and Divider using sub modules in which basic gates were used.
This calculator performs required operation of positive as well as negative numbers. Digital Circuit of these combinational circuits were firstly designed on the Schematic Sheet on EDA (Electronic Design Automation) tool then Verilog codes of all those circuits were successfully written.
The result of simulation was attained with successful execution of Verilog Hardware Description Language (VHDL) which was performed using XILINX ISE Design Suite 14.7. Afterwards the Design is being Implemented on FPGA board, FPGA board accepts the input from user and gives output as led’s off(0) and on(1) respective to the final output of calculator.
},
        keywords = {Signed Calculator, Schematics, Verilog, FPGA, EDA Tool},
        month = {},
        }