Author Login IJIRT Partner Network (IPN) Login

HDL IMPLEMENTATION OF 8-BIT SIGNED CALCULATOR ON SEVEN SEGMENT

  • Unique Paper ID: 152439
  • Volume: 8
  • Issue: 3
  • PageNo: 423-429
  • Abstract:
  • In whole, this design performs following arithmetic operations: 8-bit binary addition, subtraction, multiplication and division. All these operations are performed by combining different modules such as Adder, Subtractor, Multiplier and Divider using sub modules in which basic gates were used. This calculator performs required operation of positive as well as negative numbers. Digital Circuit of these combinational circuits were firstly designed on the Schematic Sheet on EDA (Electronic Design Automation) tool then Verilog codes of all those circuits were successfully written. The result of simulation was attained with successful execution of Verilog Hardware Description Language (VHDL) which was performed using XILINX ISE Design Suite 14.7. Afterwards the Design is being Implemented on FPGA board, FPGA board accepts the input from user and gives output as led’s off(0) and on(1) respective to the final output of calculator.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 8
  • Issue: 3
  • PageNo: 423-429

HDL IMPLEMENTATION OF 8-BIT SIGNED CALCULATOR ON SEVEN SEGMENT

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry