Design and Implementation of VLSI DHT highly Modular and Parallel Architecture for Image Compression
Farheen Maryam, Naela Husna
Discrete Hartley Transform (DHT),DHT domain processing, image compression, Xilinx Spartan family
Discrete Hartley transform is one of the most imperative algorithms of the signal processing and image processing system. Now a day in each field obligatory an ever increasing demand for high speed processing and low area design. Many types of discrete Hartley transform algorithm are design in different adder but bit by bit is required high speed adder.In addition, the hardware complexity can be expressively condensed using sub expression sharing technique of the proposed algorithm in highly parallel VLSI implementation. With efficient sharing of multipliers having the same constant and using the advantages of the proposed algorithm, the numbers of multipliers and adders used has been significantly reduced and is kept at a minimum compared with that of the existing algorithms. Efficient implementation of multipliers with a constant is possible in VLSI. Digital image processing is the use of computer algorithms to perform image processing on digital images.In this project, image compression has been taken as an application to prove the functionality of DHT algorithm in the field of digital signal processing.
Article Details
Unique Paper ID: 144121

Publication Volume & Issue: Volume 3, Issue 6

Page(s): 148 - 152
Article Preview & Download

Share This Article

Conference Alert


AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2021

SWEC- Management


Last Date: 7th November 2021

Go To Issue

Call For Paper

Volume 8 Issue 4

Last Date 25 September 2021

About Us enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on

Social Media

Google Verified Reviews

Contact Details