An Enactmentof Interconnect Circuit Techniquesfor Energy Efficient on-Chip Interconnects
Author(s):
Bukya Balaji
Keywords:
Interconnect, repeaters, wire, Current mode, differentialsignaling, clamped bit line Sense Amplifier.
Abstract
This paper presents a relative study ondifferent interconnect circuit techniques for on chipinterconnects. We have related different circuit structure byemploying on RC and RLC interconnects. In this delay benefit forcurrent sensing rises with an increase in wire width. Contrastingrepeaters, current sensing does not require placement of buffersalong the wire and it eliminates any placement constraints. Outof all these techniques a differential RLC current mode signalingcircuit insertion has offered the less amount of energy.
Article Details
Unique Paper ID: 144513

Publication Volume & Issue: Volume 2, Issue 2

Page(s): 273 - 277
Article Preview & Download


Share This Article

Conference Alert

NCSST-2023

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2023

SWEC- Management

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2023

Go To Issue



Call For Paper

Volume 10 Issue 1

Last Date for paper submitting for March Issue is 25 June 2023

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews