Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{145250,
        author = {Ravi Mogili and Raju Katru and Kandukuri Shobha},
        title = {Efficient Pipelined CORDIC Architecture for Generation of Sine and Cosine Function},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {8},
        pages = {447-452},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=145250},
        abstract = {In processing the real world data Digital signal processing algorithms provide unbeatable efficiency. One of the DSP algorithms is COordinate Rotation DIgital computer (CORDIC). The beauty of CORDIC lies in the fact that by simple shift-add operations and theCORDIC has gained momentum for decades because of its less hardware complexity. CORDIC algorithm isvery simple and iterative process for performing various mathematical computations. Most of the literaturelacks in calculation of resources utilized by a particular CORDIC architecture. In this paper, serial, paralleland pipelined CORDIC architecture has been implemented for computing both sine & cosine functions.This paper makes an attempt to survey different forms of CORDIC algorithms and its architectures and applications explore implementation exact to FPGAs and the way the structure has been coded in VERILOG, synthesis evaluation are carried out making use of Xilinx ISim software and targeted on Xilinx FPGA synthesis device.},
        keywords = {FPGA, CORDIC Algorithm, Folded & Unfolded Architecture, serial and parallel pipelined CORDIC, sine and cosine functions.},
        month = {},
        }