Cadence Design of Transient Fault Tolerant Latches in 45nm Technology

Mallikarjunarao Jangam; B.Ramarao

Cadence Design of Transient Fault Tolerant Latches in 45nm Technology

Authors: Mallikarjunarao Jangam, B.Ramarao

Unique Paper ID: 145073
Volume: 4
Issue: 7
PageNo: 203-209

Keywords: Transient faults soft errors static latch robust design

Abstract:
As the technology is going on increasing rapidly the electronic component units are also increasing. chip density is rapidly growing so there is a need for the low power memory devices to transfer information from one place to another without any loss so there is a need for building low power block of the memory device. so with the help of this block we can build efficient low power memory devices. A Transient Fault Tolerant latch is presented that is insensitive to transient faults affecting its internal and output nodes by design, independent of the size of its transistors. The above Latch is implemented with 90nm and 45nm CMOS Technology and a comparative statement to be made for speed and power consumption. A novel 8-T Transient Fault Tolerant latch is proposed and the same is implemented with a standard 45 nm CMOS technology using Cadence tool. The proposed latch is going to be designed by changing the (W/L) ratios of the transistors to achieve low power. Our approach is to change the technology for obtaining better performance and low power compared to the previous approach. Our proposed latches are particularly suitable to be adopted on critical paths.

Download article

email to a friend

Cite This Article

ISSN: 2349-6002
Volume: 4
Issue: 7
PageNo: 203-209

Cadence Design of Transient Fault Tolerant Latches in 45nm Technology

Available:https://ijirt.org/Article?manuscript=145073

20 Jun, 2022

AHB Lite Implementation Using UVM Environment

19 Jun, 2022

DESIGN AND IMPLEMENTATION OF AMBA APB PROTOCOL USING SYSTEMVERILOG

09 Jan, 2018

Optimization of Full adder cells Using HDL

Impact Factor
8.01 (Year 2024)

UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry