Author Login IJIRT Partner Network (IPN) Login

AN EFFICIENT DECODING ARCHITECTURE WITH IMPROVED ERROR CORRECTING TECHNIQUE FOR NB-LDPC CODE

  • Unique Paper ID: 149441
  • Volume: 6
  • Issue: 12
  • PageNo: 377-383
  • Abstract:
  • Due to higher integration densities, technology scaling and variation in parameters, the performance failures may occur for every application. The memory applications are also prone to single event upsets and transient errors which may lead to malfunctions. This paper proposed a novel error detection and correction method using EG-LDPC. This is useful as majority logic decoding can be implemented serially with simple hardware but requires a large decoding time. For memory applications, this increases the memory access time. The method detects whether a word has errors in the first iterations of majority logic decoding, and when there are no errors the decoding ends without completing the rest of the iterations. Also, errors affecting more than five bits were detected with a probability very close to one. The probability of undetected errors was also found to decrease as the code block length increased. For a billion error patterns only a few errors (or sometimes none) were undetected. This may be sufficient for some applications. Error commonly occurs in the Flash memory while employing LDPC decoding. The SRMMU actually suggests to use a the VTVI design by introducing the Context Number register, however also a PTPI or VTPI design could be implemented that complies to the SRMMU standard. The VTVI design with a physical write buffer and a combined I/D Cache TLB is the simplest design to implement. This will give error correction in minimum cyclic period using LDPC method.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 6
  • Issue: 12
  • PageNo: 377-383

AN EFFICIENT DECODING ARCHITECTURE WITH IMPROVED ERROR CORRECTING TECHNIQUE FOR NB-LDPC CODE

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry