K.Chandrika, K.Mamatha
CNFET, ternary logic, basic Encoder, enhanced, low power, high speed Encoder, Half Adder.
In today's world, binary logic is implanted utilising CMOS. However, CMOS has a number of drawbacks, including high leakage power and short channel effects. CNFET is used to implement ternary logics to avoid these drawbacks. The main benefit of ternary logics is that they take up less space on the chip and need less memory. Half Adder circuit for ternary logic is proposed in this paper. To begin, a decoder is employed to convert ternary to binary signals. Following that, binary signals are processed using a binary Half Adder before being transformed to ternary using an Encoder. The disadvantage of utilising a basic encoder is that it has a low resistance route and so consumes a lot of power. To deal with this, different encoders are used, such as the basic encoder and the enhanced encoder. In order to save energy, Encoders with low power consumption are employed. To eliminate latency, high-speed encoders are used. Variables such as chirality, diameter, pitch, number of tubes, oxide thickness, and dielectric materials are used to perform a detailed analysis of the encoder's power consumption and delay. This optimised Encoder is used in conjunction with a Half Adder.
Article Details
Unique Paper ID: 154355

Publication Volume & Issue: Volume 8, Issue 11

Page(s): 255 - 263
Article Preview & Download

Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on

Social Media

Google Verified Reviews