Author Login IJIRT Partner Network (IPN) Login

Turbo Coder for LTE Implementation in VLSI Using Verilog HDL

  • Unique Paper ID: 156809
  • Volume: 9
  • Issue: 5
  • PageNo: 48-55
  • Abstract:
  • Turbo codes are error correction codes that are widely used in communication systems. Turbo codes exhibits high error correction capability as compared with other error correction codes. This paper proposes a Very Large Scale Integration (VLSI) architecture for the implementation of Turbo decoder. Soft-in-soft out decoders, interleaver and Deinterleaver is used in the decoder side which employs Maximum-a-Posteriori (MAP) algorithm. The number of iterations required to decode the information bits being transmitted is reduced by the use of MAP algorithm. For the encoder part, this paper uses a system which contains two Recursive convolutional encoders along with pseudorandom interleaver in encoder side. The Turbo encoding and decoding is done using Octave, Xilinx Vivado, tools. The system is implemented and synthesized in Application Specific Integrated Circuit (ASIC). This paper presents the FPGA implementation simulation results for Turbo encoder and decoder structure for 3GPP-LTE standard.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 9
  • Issue: 5
  • PageNo: 48-55

Turbo Coder for LTE Implementation in VLSI Using Verilog HDL

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry