Low-Power Timing-Error Control Using a Timing Error Tolerant Circuit Technique

Q: How many days will it take for my paper to be published?

The review time for papers is not fixed. However, if the paper is accepted and the author completes the processing charges formalities, the paper will be published within a few working days.

Q: I would like to receive a hard copy of the journal materials. Are there any additional charges?

You can log in to the author portal and pay 500 INR to receive the hard copy materials.

P. Balakrishnan; S.V Ramanan

Low-Power Timing-Error Control Using a Timing Error Tolerant Circuit Technique

Authors: P. Balakrishnan, S.V Ramanan

Unique Paper ID: 159764
Volume: 9
Issue: 12
PageNo: 726-731

Keywords: Timing-Error flip-flop setup time data transition CLK time-borrowing technique

Abstract:
Real-Time operating conditions of digital integrated circuits play a key role in state-of-the-art systems. The overhead resulting from margining for worst case conditions is now a major energy contributor. In this paper a timing error tolerant circuit technique for low- power timing- error control is proposed. Controlling the transparent window of the clock enables the critical path to detect and correct the timing error-induced irregular data transition that occurs after the clock's rising edge. The timing error is directly corrected by a small amount of logic. It also introduces a time borrowing strategy, which corrects for future errors. The time-borrowing technique can be used at any site that has a quick flip-flop setup time. The timing error occurs in two stages sequentially, the arranged CLK in the second stage keeps a transparent window open long enough to allow regular data to be saved without modifying the system CLK.

Download article

email to a friend

Cite This Article

ISSN: 2349-6002
Volume: 9
Issue: 12
PageNo: 726-731

Low-Power Timing-Error Control Using a Timing Error Tolerant Circuit Technique

Available:https://ijirt.org/article?manuscript=159764

14 Nov, 2023

INTEGRATION OF DFIG WITH BOOST CONVERTER FED GRID CONNECTED SYSTEM USING P&O MPPT CONTROL

11 Oct, 2023

EFFECTIVE PREDICTION OF DDOS ATTACK USING DEEP LEARNING CLASSIFIERS

03 Oct, 2023

DEVELOPMENT OF INTRUSION DETECTION SYSTEM IN NEURAL NETWORK

19 Sep, 2023

Multi Input Modified Z Source Based Boost Converter Fed BLDC Motor for Electric Vehicle

12 Sep, 2023

MULTI INPUT MODIFIED Z SOURCE BASED BOOST CONVERTER FED BLDC MOTOR FOR ELECTRIC VEHICLE

22 Aug, 2023

Finite Element Analysis of Offshore Drilling Structure

24 Jul, 2023

DDOS ATTACK CLASSIFICATION AND PREDICTION METHOD USING MACHINE LEARNING

19 Jul, 2023

PANCREATIC CANCER DETECTION USING CONVOLUTIONAL NEURAL NETWORK

16 Jul, 2023

CLASSIFICATION OF IOT NETWORK TRAFFIC USING MACHINE LEARNING ALGORITHMS

10 Jul, 2023

A HIGH-SPEED, AREA-EFFICIENT TRANSFER METHOD USING A REVERSE CARRY PROPAGATE ADDER

Impact Factor
8.01 (Year 2024)

UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now