Low-Power Timing-Error Control Using a Timing Error Tolerant Circuit Technique

Low-Power Timing-Error Control Using a Timing Error Tolerant Circuit Technique
Author(s):
P. Balakrishnan, S.V Ramanan
Keywords:
Timing-Error, flip-flop setup time, data transition, CLK, time-borrowing technique
Abstract
Real-Time operating conditions of digital integrated circuits play a key role in state-of-the-art systems. The overhead resulting from margining for worst case conditions is now a major energy contributor. In this paper a timing error tolerant circuit technique for low- power timing- error control is proposed. Controlling the transparent window of the clock enables the critical path to detect and correct the timing error-induced irregular data transition that occurs after the clock's rising edge. The timing error is directly corrected by a small amount of logic. It also introduces a time borrowing strategy, which corrects for future errors. The time-borrowing technique can be used at any site that has a quick flip-flop setup time. The timing error occurs in two stages sequentially, the arranged CLK in the second stage keeps a transparent window open long enough to allow regular data to be saved without modifying the system CLK.
Article Details
Unique Paper ID: 159764 Publication Volume & Issue: Volume 9, Issue 12 Page(s): 726 - 731
Article Preview & Download

Share This Article

NCSST-2023

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2023

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2023

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org