Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{160920,
        author = {Rita Aggarwal},
        title = {IMPACT OF POWER MINIMISATION TECHNIQUES FOR TESTING LOW-POWER VLSI CIRCUIT},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {10},
        number = {2},
        pages = {346-360},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=160920},
        abstract = {Power consumption in chips has grown as a side effect of technological progress. In the absence of targeted countermeasures, test-time power usage and fluctuations would be much higher. To guarantee the high quality of the final product, VLSI testing comprises the whole range of testing techniques and infrastructures that are built into a system-on-chip. The study focuses on the Impact of  Power Minimisation Techniques for Testing Low Power VLSI Circuits. The study also focuses on Methods for Power Minimization in Modern VLSI Circuits. In addition, the study highlights strategies and challenges for low-power VLSI designs. Methods for testing sometimes include failure modeling and test development to ensure each device receives enough test patterns. Furthermore, the study examines Leakage Power Reduction in CMOS VLSI Circuits. Lastly, Power Minimisation Techniques for Testing Low Power VLSI Circuits are the main focus of the study.},
        keywords = {Low-Power VLSI Circuits, Power Minimisation Techniques},
        month = {},
        }