A HIGH-SPEED, AREA-EFFICIENT TRANSFER METHOD USING A REVERSE CARRY PROPAGATE ADDER
Author(s):
Muralikrishna V. S, M. Joselin Kavitha
Keywords:
Pseudorandom bit generator, RCPA, three-operand binary adder, reverse carry propagate adder.
Abstract
The most important component of any electronic device has historically been the arithmetic and logic unit. An efficient algorithmic function, such as addition and multiplication, which is required for an arithmetic as well as logic unit to be significant in the current improvement. For performing modular arithmetic in several cryptography and pseudorandom bit generator (PRBG) algorithms, the three-operand binary adder is the fundamental functional unit. In this paper, this study purposes a reverse carry propagate adder. A carry input signal is more important than the carry output signal because, in the RCPA structure, the carry signal flows counter-clockwise from the most significant bit to the least significant bit. In the presence of delay changes, this carry propagation technique results in greater stability. Three implementations of the reverse carry propagate full-adder cell with different delay, power, energy, and accuracy levels are introduced by this study. As a result, it continues as one of the greatest options for creating huge arithmetic circuits with little increase in area and minimal power and energy usage.
Article Details
Unique Paper ID: 161080

Publication Volume & Issue: Volume 10, Issue 2

Page(s): 554 - 559
Article Preview & Download


Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews