Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{144473,
        author = {Bukya Balaji},
        title = {A Study of Globally Shared-Medium On-Chip Interconnect},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {1},
        number = {5},
        pages = {1211-1214},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=144473},
        abstract = {Timing driven physical design, synthesis, and optimization tools necessity efficient closed-form delay models for assessing the delay associated with each net in an integrated circuit (IC) design.In this paper, we display that with straightforward optimizations, the traffic among different cores can be reservedrelatively low. This in turn permits simple shared-mediuminterconnects to be built using communication circuitsdriving transmission lines. This architecture compromises extremely low latencies and can support a large number ofcores without the need for packet switching, eradicatingcostly routers.},
        keywords = {IC design, RC/RLC Interconnection, VLSI Systems.Transmission Line, On-chip Interconnect.},
        month = {},
        }