Copyright © 2026 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{144952,
        author = {Gururaj.Panghri and Dr.P.Venkataratnam and Dr Siva Yellampalli},
        title = {Design and Implementation of High Speed Digital Vedic Multiplier using Cadence},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {6},
        pages = {222-224},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=144952},
        abstract = {In this design our objective is to emphasize the importance of Vedic Mathematics for digital applications.   Ancient Vedic mathematics not only facilitate the complex mathematical   Operations but also useful for logical applications. In the present work we are using the concept of Urdhva-tiryakbyham, i.e., vertical and crosswise    Multiplication and  its implementation for 16-bit multiplication.  This technique optimizes the output in term of steps of calculation and therefore reduces the delay, area, power of a digital circuit. 
We develop this design with the help of front end language Verilog.
},
        keywords = {Verilog, Vedic Mathematics, Ancient, Crosswise},
        month = {},
        }