Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{147321,
        author = {U.PAVAN and S.SAIDARAO},
        title = {DESIGN OF ERROR TOLEARENT NETWORK ON CHIP BASED CDMA COMMUNICATION SYSTEM},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {5},
        number = {7},
        pages = {57-60},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=147321},
        abstract = {CDMA is the method to multiplex multiple codes together to transfer information over chip between different devices on the facilitated environment. It is very famous due to its high trough put and efficiency. The communication over the chip is becoming a regular problem since on chip devices should be as small as possible and they should consume less energy but practical it is odorous task. In this project we are implementing CDMA approach to the system on chip. The proposed encoder and decoder will which are occupying less area than area and it are very high speed due to the simple architecture. We are using modified orthogonal set of the Walsh and SB schemes. The schemes are designed using Verilog HDL. The design description is synthesized in Xilinx ISE14.7In encoded with an orthogonal code the transmitter module, source data from different senders are freely of a standard start and these coded data are joined by a XOR task. By then, the aggregates of data can be transmitted to their objectives through the on chip correspondence base. 

},
        keywords = {},
        month = {},
        }