Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{148592,
        author = {VENKATESH Vaidhyam Kannan and Rekha CS and Deepthi Vijay Kundar and Akshatha Arjun Babu Naidu},
        title = {Design of Low Power NAND-NOR Content Addressable Memory (CAM) Using SRAM},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {6},
        number = {3},
        pages = {185-190},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=148592},
        abstract = {Content addressable memory (CAM) is a type of computer memory used in high speed searching applications. A content addressable memory (CAM) compares input data to the existing stored data in memory and returns the address of the matching data. A CAM usually contains SRAM cell with a comparison circuitry that enables search operations to complete in single clock cycle. In case of advanced applications we need large sized CAM which leads in more power consumption. In order to reduce the power consumed by the CAM cell, the memory circuits used are 6T SRAM and single bit line SRAM as the core storage element. Single bit line SRAM consumes 46.3 percent of power lesser than 6T SRAM.
This paper discusses the implementation of two different architectures of CAM cells namely NAND and NOR type. Power consumption of both architectures are analysed and an efficient NAND-NOR type CAM cell is implemented to overcome its limitations.
},
        keywords = {Bit line, Content addressable memory (CAM), match line, NAND CAM, NAND-NOR architecture, NOR CAM, search line, single bit line SRAM, Static random access memory (SRAM)},
        month = {},
        }