Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{149279,
        author = {Dr.S.Saravanan},
        title = {Design of Low Power 2-D Discrete Wavelet Transform using Hybrid Encoded Booth Multiplier},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {6},
        number = {11},
        pages = {510-515},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=149279},
        abstract = {The design of low power high performance 2-D Discrete Wavelet Transform (DWT) unit is presented in this paper. A low power multiplier with hybrid encoding scheme is proposed to reduce the power consumption compared with other common multipliers. Multiplication is the main arithmetic operation used in the lifting scheme of the DWT and the proposed method reduces the total power requirements. The lifting step and multiplier are designed and synthesized using XILINX SPARTRN 3E Field Programmable Gate Array (FPGA). The power consumption of the DWT with hybrid encoded Booth multiplier is compared with existing array and Booth multiplier. The simulation results show the total power dissipation of the DWT with hybrid multiplier saves 90% and 76% power compared with array and Booth multiplier. },
        keywords = {Discrete Wavelet Transform, Low power, VLSI Design, Booth Multiplier, Hybrid encoding.},
        month = {},
        }