Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{161217,
        author = {N.ABISHA and Mr.R Ramesh.,M.E.,},
        title = {Design and implementation of reconfigurable placement technique in soc.},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {10},
        number = {2},
        pages = {954-960},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=161217},
        abstract = {One of the most crucial processes for design closure is placement for very-large-scale integrated (VLSI) circuits. By equating the analytical placement problem to the process of training a neural network, we provide a revolutionary GPU-accelerated placement framework called DREAMPlace. DREAMPlace, which is built on top of the widely used deep learning framework PyTorch, can outperform the state-of-the-art multithreaded placer RePlAce in terms of global placement speed without sacrificing quality by about 40 percent. We think that our effort will pave the way for tackling old EDA issues using modern hardware and software for AI.},
        keywords = {GPU,GP,LG, NVIDIA Tesla V100 GPU, Pytorch },
        month = {},
        }