Copyright © 2026 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{165283,
        author = {Chikkam Prakash and Kollepara Ratna Sri Lakshmi and Yedida Sri Dhaneswari and Karri Durga Sairam and G Sri Lakshmi},
        title = {High Speed True Random Number Generator using Meta stability with Clock Managers},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {11},
        number = {1},
        pages = {941-945},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=165283},
        abstract = {This paper introduces an innovative method for constructing a True Random Number Generator (TRNG) tailored specifically for Field Programmable Gate Array (FPGA)-based digital systems. TRNGs are pivotal in ensuring the security of various applications, particularly within digital environments. The proposed technique harnesses the dynamic capabilities of Digital Clock Manager (DCM) hardware primitives to regulate the phase shift between clock signals. By exploiting the phenomenon of metastability in flip-flops (FFs), the system effectively generates random numbers of high quality. This auto-tuning mechanism not only simplifies the design process of TRNGs but also fortifies the security of FPGA-based systems by furnishing a reliable source of randomness for cryptographic task.},
        keywords = {True Random Number Generator (TRNG), Metastability, Digital Clock Manager (DCM).},
        month = {},
        }