Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{181977,
        author = {Dr. V. SIDHARTHAN},
        title = {AREA, SPEED AND POWER COMPARISON OF CARRY ADDERS},
        journal = {International Journal of Innovative Research in Technology},
        year = {2025},
        volume = {12},
        number = {2},
        pages = {880-884},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=181977},
        abstract = {Adders are an almost necessary part of any modern integrated circuit. The requirement for the adder is that it be principally fast and tributary well organized in terms of power consumption and chip area. In this work, the applicable supervisor for adder type selection is presented, considering the relationship between delay, power consumption and area. The adders used in this work are ripple-carry adders, carry-skip adders and carry-lookahead adders. The functionality of the module and performance aspects such as area, power dissipation and propagation delay are analyzed in 0.18 µm metal layer CMOS technology using simulations and synthesized using Xilinx 8.1i. Therefore, it is suitable for applications where system speed, power and area size of the system are the main concerns. This paper also presents various adder designs that are suitable for implementing high-throughput signal processing while consuming low power. All operation of the adder chip is at 120 MHz using a 1.8 V power supply. Using 0.18 µm CMOS technology, the proposed adder unit comparison consumes only 0.0115 mW per MHz of signal encoding applications.},
        keywords = {Ripple Carry Adder, Carry Save Adder and Carry Look-Ahead Adder},
        month = {July},
        }