Design of a Two-Stage Operational Amplifier With Two Gain Stages and a Buffer Stage Using CMOS Process

Copyright & License

Copyright © 2026 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

BibTeX

@article{198854,
        author = {Mrs. B. Swapna and M. Veera Chaithanya and M. Deepika and M. Prabhas and MD. Ammar},
        title = {Design of a Two-Stage Operational Amplifier With Two Gain Stages and a Buffer Stage Using CMOS Process},
        journal = {International Journal of Innovative Research in Technology},
        year = {2026},
        volume = {12},
        number = {11},
        pages = {12344-12352},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=198854},
        abstract = {},
        keywords = {CMOS operational amplifier, two-stage op-amp, Miller compensation, analog VLSI, 180 nm CMOS, Cadence Virtuoso, buffer stage},
        month = {April},
        }

Cite This Article

Swapna, M. B., & Chaithanya, M. V., & Deepika, M., & Prabhas, M., & Ammar, M. (2026). Design of a Two-Stage Operational Amplifier With Two Gain Stages and a Buffer Stage Using CMOS Process. International Journal of Innovative Research in Technology (IJIRT), 12(11), 12344–12352.

Related Articles