Author Login IJIRT Partner Network (IPN) Login

32 bit ALU using Clock Gating and Carry Select Adder

  • Unique Paper ID: 142364
  • Volume: 2
  • Issue: 1
  • PageNo: 205-210
  • Abstract:
  • ALU is a fundamental building block of CPU found in computer. It does all process related to arithmetic and logic operations. As the operations become more complex,the ALU become more complex, more expensive and takes up more space in the CPU hence power consumption is a major issue.In this paper, a 32 bit ALU is designed using VHDL. Lower power consumption is achieved using clock gating and the results are compared with 32 bit ALU without clock gating. A carry select adder is used for the arithmetic unit to perform fast arithmetic functions.The design is then implemented in Xilinx Spartan 3E FPGA
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 2
  • Issue: 1
  • PageNo: 205-210

32 bit ALU using Clock Gating and Carry Select Adder

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry