A LOW POWER EFFICIENT N-MOS BASED 1-BIT FULL ADDER

( An International Open Access , Peer-reviewed, Refereed Journal )

IJIRTEXPLORE- Search Thousands of research papers

ISSN: 2349-6002 ESTD Year: 2014

UGC approved journal no 47859

A LOW POWER EFFICIENT N-MOS BASED 1-BIT FULL ADDER
Author(s):
Sundharamoorthy.s, Surendren.S, Sathishkumar.R, Riswan Mohamed.A
Keywords:
N-channel Metal Oxide Semiconductor (N-MOS); Full adder,Pass Transistor Logic (PTL), Power-Delay Product (PDP,Transistor (T).
Abstract
A Full adder is a basic and most important digital component. To improve the full adder architecture many improvements has been made. Nowadays efficient full adder circuit design is one of the main challenges for VLSI engineers.A full adder circuit is considered as one of the basic building blocks of Digital Signal Processors (DSPs), Arithmetic and Logic Units (ALUs), Application Specific Integrated Circuits (ASICs) and many other digital circuits and systems.In recent times, various types of full adder circuits using different logic design styles have been proposed. In our work, a new NMOS based 1-bit full adder has been proposed which uses Pass Transistor Logic (PTL) technique in its design for improving performance. The result of the post layout simulation is implemented in TANNER TOOL.
Article Details
Unique Paper ID: 145377 Publication Volume & Issue: Volume 4, Issue 9 Page(s): 450 - 454
Article Preview & Download

Share This Article

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2021

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2021

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org