Author Login IJIRT Partner Network (IPN) Login

A LOW POWER EFFICIENT N-MOS BASED 1-BIT FULL ADDER

  • Unique Paper ID: 145377
  • Volume: 4
  • Issue: 9
  • PageNo: 450-454
  • Abstract:
  • A Full adder is a basic and most important digital component. To improve the full adder architecture many improvements has been made. Nowadays efficient full adder circuit design is one of the main challenges for VLSI engineers.A full adder circuit is considered as one of the basic building blocks of Digital Signal Processors (DSPs), Arithmetic and Logic Units (ALUs), Application Specific Integrated Circuits (ASICs) and many other digital circuits and systems.In recent times, various types of full adder circuits using different logic design styles have been proposed. In our work, a new NMOS based 1-bit full adder has been proposed which uses Pass Transistor Logic (PTL) technique in its design for improving performance. The result of the post layout simulation is implemented in TANNER TOOL.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 4
  • Issue: 9
  • PageNo: 450-454

A LOW POWER EFFICIENT N-MOS BASED 1-BIT FULL ADDER

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry