Author Login IJIRT Partner Network (IPN) Login

DESIGN AND PERFORMANCE ANALYSIS OF VOLTAGE CONTROLLED OSCILLATOR

  • Unique Paper ID: 177837
  • Volume: 11
  • Issue: 12
  • PageNo: 1680-1683
  • Abstract:
  • This paper presents the design and performance analysis of a CMOS Voltage-Controlled Oscillator (VCO) implemented using Cadence Virtuoso with the GPDK 90nm technology node. The VCO is a critical component in phase - locked loops (PLLS), and RF communication systems, requiring high- frequency stability and. In this work LC-Cross coupled VCO was employed to achieve compact design. The fundamental operation of VCO involves converting the input voltage into a corresponding frequency output allowing the dynamic frequency adjustments based on control voltage. The analysis focuses on optimizing the VCO’s parameters to achieve desired metrics, such as Stability, Linearity while ensuring minimal power consumption. The results validate the effectiveness of the GPDK 90nm process for high-frequency analog design and establish a baseline for future optimizations in VCO architectures.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 11
  • Issue: 12
  • PageNo: 1680-1683

DESIGN AND PERFORMANCE ANALYSIS OF VOLTAGE CONTROLLED OSCILLATOR

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry