Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{142763,
        author = {Venkata Sai Rohit Bhagavatula},
        title = {Simulation and Advantages of a Double Tail Comparator },
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {2},
        number = {6},
        pages = {243-246},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=142763},
        abstract = {Single tail comparators have higher input impedance. Due to the presence of high input resistance, the power consumed is low which results in less static power consumption. Moreover, it has no loss in voltage from VDD to ground which results in rail to rail output swing. But, it has only one path for the current to flow in the circuit and more number of transistors are present in the top half of the circuit which represents stacking and due to this high supply voltage is consumed for circuit operation. In order to overcome these limitations, Double tail comparator is considered.},
        keywords = {ADC, Cadence, Spice, 90nm},
        month = {},
        }