Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{144003,
        author = {Mahammed Ameed and V.Prashath},
        title = {POD-PWM BASED CAPACITOR CLAMPED MULTILEVEL INVERTER},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {3},
        number = {5},
        pages = {37-40},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=144003},
        abstract = {Multilevel inverters play a crucial part in the areas of high and medium voltage applications. Among the three main multilevel inverters used, the capacitor clamped multilevel inverter(CCMLI) has advantage with respect to voltage redundancies. This work proposes a switching pattern to improve the performance of chosen H-bridge type CCMLI over conventional CCMLI. The PWM technique used in this work is Phase Opposition Disposition PWM(PODPWM). The performance of proposed H-bridge type CCMLI is verified through MATLAB-Simulink based simulation. It has been observed that the THD is low in chosen CCMLI compared to conventional CCMLI.},
        keywords = {Multilevel inverter, Phase Opposition Disposition- PWM(POD-PWM), CCMLI},
        month = {},
        }