FPGA Implementation of Efficient Advance Encryption Standard (AES) for High Power Drive Applications

K.S. Kavin; P. Subha Karuvelam; P. Kavitha; P. Malathi

FPGA Implementation of Efficient Advance Encryption Standard (AES) for High Power Drive Applications

Authors: K.S. Kavin, P. Subha Karuvelam, P. Kavitha, P. Malathi

Unique Paper ID: 157535
Volume: 9
Issue: 7
PageNo: 542-547

Keywords: AES System Generator FPGA reconfigurable computing HLL

Abstract:
The paper presents an efficient reconfigurable hardware implementation of Advance Encryption Standard (AES) algorithm on Field Programmable Gate Array (FPGA); using High Level Language (HLL) approach with less hardware resources. The FPGA platform used for AES implementation is Xilinx Atlys Virtex-6. Time-to-market is one of the key factors for any design in FPGA and digital system designing industry. This time can be reduced considerably with HLL approach. The presented algorithm is designed on a HLL tool, namely Xilinx system generator. It is very user friendly despite giving detailed control in designing the required system design. For actual testing and hardware implementation of the algorithm, the HLL-tool generates a bit file that can be directly burnt on the FPGA. To get the implementation of design on hardware, the presented work uses a similar approach to directly map the System Generator described design on FPGA. The presented work emphasizes on optimization for less hardware utilization. The presented design uses approximately just one thousand slices and about half a century of BRAMs.

Download article

email to a friend

Cite This Article

ISSN: 2349-6002
Volume: 9
Issue: 7
PageNo: 542-547

FPGA Implementation of Efficient Advance Encryption Standard (AES) for High Power Drive Applications

Available:https://ijirt.org/Article?manuscript=157535

14 Nov, 2023

INTEGRATION OF DFIG WITH BOOST CONVERTER FED GRID CONNECTED SYSTEM USING P&O MPPT CONTROL

11 Oct, 2023

EFFECTIVE PREDICTION OF DDOS ATTACK USING DEEP LEARNING CLASSIFIERS

03 Oct, 2023

DEVELOPMENT OF INTRUSION DETECTION SYSTEM IN NEURAL NETWORK

19 Sep, 2023

Multi Input Modified Z Source Based Boost Converter Fed BLDC Motor for Electric Vehicle

12 Sep, 2023

MULTI INPUT MODIFIED Z SOURCE BASED BOOST CONVERTER FED BLDC MOTOR FOR ELECTRIC VEHICLE

22 Aug, 2023

Finite Element Analysis of Offshore Drilling Structure

24 Jul, 2023

DDOS ATTACK CLASSIFICATION AND PREDICTION METHOD USING MACHINE LEARNING

19 Jul, 2023

PANCREATIC CANCER DETECTION USING CONVOLUTIONAL NEURAL NETWORK

16 Jul, 2023

CLASSIFICATION OF IOT NETWORK TRAFFIC USING MACHINE LEARNING ALGORITHMS

10 Jul, 2023

A HIGH-SPEED, AREA-EFFICIENT TRANSFER METHOD USING A REVERSE CARRY PROPAGATE ADDER

Impact Factor
8.01 (Year 2024)

UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry