Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{145256,
        author = { J.Mallikarjunarao and P.Srinivas and S.Ramakoteswara Rao and B.Ramarao},
        title = {Optimization of Full adder cells Using HDL},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {8},
        pages = {156-160},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=145256},
        abstract = {Power consumption has emerged as a primary design constraint for integrated circuits (ICs). In the Nanometer technology regime, leakage power has become a major component of total power [1]. Full adder is the basic functional unit of an ALU. The power consumption of a processor is lowered by lowering the power consumption of an ALU, and the power consumption of an ALU can be lowered by lowering the power consumption of Full adder. So the full adder designs with low power characteristics are becoming more popular these days. In this paper we are going to design four different types of Full adder these are applied to 32-bit RCA .The four designs will be developed using Verilog HDL.},
        keywords = {Adder, Low power, Multiplexer, RCA adder},
        month = {},
        }